Re: Top level cache configurations / non-Intel based platforms

-----BEGIN PGP SIGNED MESSAGE-----

Bertold Kolics writes:

| [ Apologize for cross-posting ]

Ditto!

| We are about to upgrade our top level cache at Hungarnet. Martin Hamilton
| already collected some example hardware configurations on Intel-based
| platform, but I would be interested in the hardware setup of
| non-Intel-based top level caches.

I took an action at September's TERENA caching task force meeting to
survey European top level academic/research network cache operators
for info on their setups. I've just gotten around to collating this
lot and put it up as <URL:http://wwwcache.ja.net/servers/euro.html>
with a bit of HTML annotation.

I've left people's names and affiliations on, since there didn't seem
to be anything especially embarassing or private on there. If anyone
has a problem with this, let me know :-)

Cheerio,

Martin

-----BEGIN PGP SIGNATURE-----
Version: 2.6.3i
Charset: noconv

iQCVAwUBNGHxgNZdpXZXTSjhAQGOcwQAocWnxM0B0unlSlMj4tCZKACReR//SbDv
FI6ScoPFwGRWn9MH/YKDem379pZDvoMeVZOOElHdnMNytqZWxXuGLzSOVqUgaVQl
5lEyEJBr8RI2fLbX5z+28N+z0iVf0jOnJJY+X0TkXsZ2BgyBvN60MKgid+aF1/av
OV04wQ8EdUA=
=O9NV
-----END PGP SIGNATURE-----
Received on Thu Nov 06 1997 - 08:39:26 MST